

# CA3161

#### August 1997

## Features

- TTL Compatible Input Logic Levels
- 25mA (Typ) Constant Current Segment Outputs
- Eliminates Need for Output Current Limiting Resistors
- Pin Compatible with Other Industry Standard Decoders
- Low Standby Power Dissipation ......18mW (Typ)

# **Ordering Information**

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE	PKG. NO.
CA3161E	0 to 70	16 Ld PDIP	E16.3

# Description

The CA3161E is a monolithic integrated circuit that performs the BCD to seven segment decoding function and features constant current segment drivers. When used with the CA3162E A/D Converter the CA3161E provides a complete digital readout system with a minimum number of external parts.

**BCD to Seven Segment Decoder/Driver** 



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil and Design is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2001, All Rights Reserved

#### **Absolute Maximum Ratings**

DC V <sub>SUPPLY</sub> (Between Terminals 1 and 10)	+7.0V
Input Voltage (Terminals 1, 2, 6, 7)	+5.5V
Output Voltage	
Output "Off"	. +7V
Output "On" (Note 1)	+10V

#### **Thermal Information**

Thermal Resistance (Typical, Note 2)	$\theta_{JA}$ ( <sup>o</sup> C/W)
PDIP Package	100
Maximum Junction Temperature	150 <sup>0</sup> C
Maximum Storage Temperature Range65	<sup>o</sup> C to 150 <sup>o</sup> C
Maximum Lead Temperature (Soldering 10s)	300 <sup>0</sup> C

#### **Operating Conditions**

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

- 1. This is the maximum output voltage for any single output. The output voltage must be consistent with the maximum dissipation and derating curve for worst case conditions. Example: All segments "ON", 100% duty cycle.
- 2.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

# **Electrical Specifications** T<sub>A</sub> = 25×<sup>0</sup>C

PARAMETER		TEST CONDITIONS	MIN	ТҮР	МАХ	UNITS
V <sub>SUPPLY</sub> Operating Range, V <sup>+</sup>			4.5	5	5.5	V
Supply Current, I <sup>+</sup> (All Inputs High	)		-	3.5	8	mA
Output Current Low (V <sub>O</sub> = 2V)			18	25	32	mA
Output Current High (V <sub>O</sub> = 5.5V)			-	-	250	μA
Input Voltage High (Logic "1" Leve	l)		2	-	-	V
Input Voltage Low (Logic "0" Level	)		-	-	0.8	V
Input Current High (Logic "1")		2V	-30	-	-	μA
Input Current Low (Logic "0")		0V	-40	-	-	μΑ
Propagation Delay Time,	<sup>t</sup> PHL		-	2.6	-	μs
	t <sub>PLH</sub>		-	1.4	-	μs

# CA3161

TRUTH TABLE OUTPUTS																			
DISPLAY	g	f	e	d	c	b	а	2 <sup>0</sup>	2 <sup>1</sup>	2 <sup>2</sup>	2 <sup>3</sup>	BINARY STATE							
	H	L	L	L	L	L	L	L	L	L	L	0							
	Н	Н	Н	Н	L	L	Н	Н	L	L	L	1							
	L	Н	L	L	Н	L	L	L	Н	L	L	2							
	L	Н	Н	L	L	L	L	Н	Н	L	L	3							
- Ĺ	L	L	Н	Н	L	L	Н	L	L	Н	L	4							
5	L	L	Н	L	L	Н	L	Н	L	Н	L	5							
5	L	L	L	L	L	Н	L	L	Н	Н	L	6							
7	Н	Н	Н	Н	L	L	L	Н	Н	Н	L	7							
	L	L	L	L	L	L	L	L	L	L	Н	8							
	L	L	Н	L	L	L	L	Н	L	L	Н	9							
-	L	Н	Н	Н	Н	Н	Н	L	Н	L	Н	10							
E	L	L	L	L	Н	Н	L	Н	Н	L	Н	11							
H	L	L	L	Н	L	L	H	L	L	Н	Н	12							
1	H	L	L	L	Н	Н	Н	Н	L	Н	Н	13							
	L	L	L	Н	Н	L	L	L	Н	Н	Н	14							
BLANK	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	15							